Hydralics monitored findings in the water - pumping debugging period for tgp lock are presented and compared with model test data 摘要介紹了三峽永久船閘抽水調(diào)試階段水力學(xué)監(jiān)測的部分成果,并與模型值進行了比較。
Film laminating sand crust capacity testing instrument researched by tianheng company and mechanical engineering department of tsinghua university enters into final debugging period 天恒公司與清華大學(xué)機械工程系聯(lián)合研制的覆膜砂結(jié)殼性能測定儀進入最后調(diào)試階段!
Second , they only offer a visualized interface of ides , and can only inquire the current state of data object at the breakpoint during debugging period . they do n ' t offer a dynamic view of data object and their relationship and behavior . so , it makes debugging still abstract 第二,只是提供集成環(huán)境的可視化界面,在程序的調(diào)試運行時只能在斷點查詢數(shù)據(jù)對象的當前狀態(tài),未能提供數(shù)據(jù)對象及其關(guān)系和行為的動態(tài)視圖,使得程序的調(diào)試仍舊不直觀。
With the fast development of the field programmable gate arrays ( fpga ) , the pci ipcore has been offered by a great many manufactories , and then the engineers can integrate the users ’ logic and pci ipcore into the fpga chip , thus the simulations and the verifications of the user ’ logic can be done in the top level . so the engineers can develop pci productions with using ipcore much faster than using special chip of pci interface , and also can shorten debug periods , highly advance the integration of the pcb board 隨著fpga (現(xiàn)場可編程門陣列)技術(shù)的快速發(fā)展,很多制造廠商都開始提供pci接口核邏輯( ipcore ) ,設(shè)計者可以將pci用戶邏輯和pci核邏輯集成到fpga里面,并且可以在頂層通過仿真來驗證pci接口以及用戶邏輯設(shè)計的正確與否,這樣較之使用那些pci專用接口芯片,使用ipcore就可以大幅度的提高調(diào)試速度,縮短開發(fā)周期,提高電路板的集成度和系統(tǒng)的性能。